Verilog syntax conflict

Verilog syntax conflict

2019/11/29 Computer Engineering 0

I guess syntax conflict or not is depend on how fpga vendor implement their verilog compile, nothing about the verilog language specification

Leave a Reply

Your email address will not be published.