I guess syntax conflict or not is depend on how fpga vendor implement their verilog compile, nothing about the verilog language specification
![](https://peter.quantr.hk/wp-content/uploads/2019/11/verilog-conflict-600x370.jpg)
I guess syntax conflict or not is depend on how fpga vendor implement their verilog compile, nothing about the verilog language specification