Good HDL synthesis book

Posted on | By admin | No comments

The first step of logic synthesis is call “HDL synthesis”, converting verilog into raw netlist. http://ebook.pldworld.com/_eBook/FPGA%EF%BC%8FHDL/-Eng-/Verilog%20HDL%20Synthesis.%20A%20Practical%20Primet%20%28Bhasker%29.pdf

Post Views: 1,275
Category: Computer Engineering

Leave a Reply

Your email address will not be published. Required fields are marked *